

142002 08 00
(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: 10116491 A

(43) Date of publication of application: 06.05.98

(51) Int. Cl

G11C 11/409

G11C 11/417

(21) Application number: 08268514

(71) Applicant: TOSHIBA CORP

(22) Date of filing: 09.10.96


(72) Inventor: MURAOKA KAZUYOSHI

(54) OUTPUT CIRCUIT FOR SEMICONDUCTOR DEVICE

(57) Abstract:

PROBLEM TO BE SOLVED: To prevent the generation of through current and shorten the access time at the time of switching output data.

SOLUTION: An output pad 15 is connected with small-sized transistors Ps, Ns and large-sized transistors Pt, Nt. The former two are controlled by the output signals of an output buffer 11 and the latter two by the first and second pulse generating circuits 12, 13 which generate pulse signals shorter than one cycle of CAS in accordance with the output signals of the output buffer 11. In switching the output data, first the small transistor Ps (Ns) and a large transistor Pt (Nt) are simultaneously brought to on-state. When the output level is established, the output level is maintained by the small transistors Ps (Ns).



COPYRIGHT: (C)1998,JPO